Quick Search: Journal  Author  Title/Abstract  Vol./Year 

Appl. Phys. Express 3 (2010) 025002 (3 pages)  |Previous Article| |Next Article|  |Table of Contents|
|Full Text PDF: OPEN SELECT (459K)|

Compact Reconfigurable Binary-Decision-Diagram Logic Circuit on a GaAs Nanowire Network

Yuta Shiratori1, Kensuke Miura1, Rui Jia2, Nan-Jian Wu3, and Seiya Kasai1,4

1Research Center for Integrated Quantum Electronics, and Graduate School of Information Science and Technology, Hokkaido University, North 13, West 8, Sapporo 060-8628, Japan
2Laboratory for Nanofabrication and Novel Device Integration, Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, P. R. China
3Laboratory for Superlattices and Microstructures, Institute of Semiconductors, Chinese Academy of Sciences, Beijing 100083, P. R. China
4PRESTO, Japan Science and Technology Agency, 4-1-8 Honcho, Kawaguchi, Saitama 332-0012, Japan

(Received November 24, 2009; accepted January 4, 2010; published online January 29, 2010)

We describe a reconfigurable binary-decision-diagram logic circuit based on Shannon's expansion of Boolean logic function and its graphical representation on a semiconductor nanowire network. The circuit is reconfigured by using programmable switches that electrically connect and disconnect a small number of branches. This circuit has a compact structure with a small number of devices compared with the conventional look-up table architecture. A variable Boolean logic circuit was fabricated on an etched GaAs nanowire network having hexagonal topology with Schottky wrap gates and SiN-based programmable switches, and its correct logic operation together with dynamic reconfiguration was demonstrated. ©2010 The Japan Society of Applied Physics

URL: http://apex.ipap.jp/link?APEX/3/025002/
DOI: 10.1143/APEX.3.025002


|Full Text PDF: OPEN SELECT (459K)| Citation:

References

  1. International Technology Roadmap for Semiconductors 2007 edition, Emerging Research Materials [http://www.itrs.net/Links/2007ITRS/Home2007.htm].
  2. M. Bohr: presented at Microprocessor Forum 2007.
  3. International Technology Roadmap for Semiconductors 2007 edition, Emerging Research Devices [http://www.itrs.net/Links/2007ITRS/Home2007.htm].
  4. J. R. Heath, P. J. Kuekes, G. S. Snider, and R. S. Williams: Science 280 (1998) 1716[Science].
  5. S. Eachempati, V. Saripalli, N. Vijaykrishnan, and S. Datta: Proc. IEEE/ACM Int. Symp. Nanoscale Architectures, 2008, p. 61.
  6. S. N. Yanushkevich, D. M. Miller, V. P. Shmerko, and R. S. Stankovic: Decision Diagram Techniques for Micro- and Nanoelectronic Design Handbook (CRC Press, Boca Raton, 2006) pp. 37–77.
  7. S. Kasai and H. Hasegawa: IEEE Electron Device Lett. 23 (2002) 446[CrossRef].
  8. S. Kasai, M. Yumoto, and H. Hasegawa: Solid-State Electron. 47 (2003) 199[CrossRef].
  9. S. Kasai, T. Nakamura, Y. Shiratori, and T. Tamura: J. Comput. Theor. Nanosci. 4 (2007) 1120.
  10. H.-Q. Zhao, S. Kasai, Y. Shiratori, and T. Hashizume: Nanotechnology 20 (2009) 245203[IoP STACKS].
  11. S. Kasai, T. Nakamura, and Y. Shiratori: J. Multiple-Valued Logic Soft Comput. 13 (2007) 267.
  12. S. Kasai, T. Nakamura, and Y. Shiratori: Appl. Phys. Lett. 90 (2007) 203504[AIP Scitation].
  13. S. Aritome, R. Shirota, K. Sakui, and F. Masuoka: IEICE Trans. Electron. E-77C (1994) 1287.
  14. H. Sasaki, H. Matsubayashi, O. Ishihara, R. Konishi, and K. Ando: Jpn. J. Appl. Phys. 34 (1995) 6346[IPAP].
  15. Y. Ohno, P. Francis, M. Nogome, and Y. Takahashi: IEEE Trans. Electron Devices 46 (1999) 214[CrossRef].
  16. T. Sueyoshi and H. Amano: Rikonfigyaraburu Shisutemu (Reconfigurable System) (Ohmsha, Tokyo, 2005) p. 8 [in Japanese].
  17. S. Kasai and H. Hasegawa: Proc. 59th Annu Device Research Conf., 2001, p. 25.
  18. K. A. Dick, K. Deppert, M. W. Larsson, T. Martensson, W. Seifert, L. R. Wallenberg, and L. Samuelson: Nat. Mater. 3 (2004) 380.
  19. P. X. Gao, C. S. Lao, W. L. Hughes, and Z. L. Wang: Chem. Phys. Lett. 408 (2005) 174[CrossRef].
|TOP|  |Previous Article| |Next Article|  |Table of Contents| |APEX Home|
Copyright © 2010 The Japan Society of Applied Physics
Contact Information